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In principle a 1D array of nearest-neighbour linked qubits is compatible with fault tolerant quan-
tum computing. However such a restricted topology necessitates a large overhead for shuffling qubits
and consequently the fault tolerance threshold is far lower than in 2D architectures. Here we iden-
tify a middle ground: a 1D segmented chain which is a linear array of segments, each of which is a
well-connected zone with all-to-all connectivity. The architecture is relevant to both ion trap and
solid-state systems. We establish that fault tolerance can be achieved either by a surface code alone,
or via an additional concatenated four-qubit gauge code. We find that the fault tolerance thresh-
old is 0.12% for 15-qubit segments, while larger segments are superior. For 35 or more qubits per
segment one can achieve computation on a meaningful scale with today’s state-of-the-art fidelities
without the use of the upper concatenation layer, thus minimising the overall device size.
I. INTRODUCTION
Quantum computation can solve some problems that
are intractable for classical computation, e.g. the quan-
tum Shor’s algorithm can solve the integer factorization
problem in polynomial time while the best known classi-
cal algorithm runs in exponential time [1]. Implementing
such quantum algorithms, we need a quantum computer
that contains a plenty of qubits [2, 3] with the noise sup-
pressed to the sub-threshold regime [4–7]. These qubits
must be coupled by controllable interactions to form a
network. The connectivity of the network is higher, the
quantum computer can tolerate more errors, i.e. the noise
threshold is higher. For example, when qubits form a
one-dimensional (1D) array with nearest-neighbouring
(NN) interactions, the error-rate threshold is between
10−7—10−5 per gate [4, 5]; when qubits form a two-
dimensional (2D) array with NN interactions, the thresh-
old is about 1% per gate [6, 7]. In this paper, we study
the fault-tolerant quantum computing in a 1D array of
qubit with short-range but more than NN interactions
that exist in many quantum systems, and we show that
the threshold could be higher than 0.1% per gate with
feasible interaction ranges.
The advantage of using a 1D array of qubits as a quan-
tum computer is that the system could be monolithic and
embedded in a 2D surface. Gate error rates lower than
1% have been demonstrated in 1D qubit arrays using ion
traps [8, 9] and superconducting qubits [10]. These er-
ror rates are sub-threshold for the fault-tolerant quantum
computing in a 2D qubit array [7], therefore one way of
building quantum computers is extending the qubit ar-
ray to 2D and preserving low error rates at the same
time. For ion traps, an approach of scaling up the quan-
tum computer is using the network paradigm, i.e. ion
traps are networked by using quantum communications
via optical systems [Fig. 1(a)] [11–13]. The ion-trap net-
work can also be integrated on a chip, in which com-
munications are achieved by using ion transport through
junction structures [14]. For superconducting qubits, a
2D qubit array can be fabricated on a 2D surface, and
then one can access qubits vertically from the third di-
mension [Fig. 1(b)] [15]. As we will show in this paper,
a 1D qubit array can also tolerate a high level of noise.
Therefore we can also build a quantum computer without
optical communication channels, and qubits are accessed
laterally using control and read-out lines in the same sur-
face [Fig. 1(c)]. Although 2D qubit arrays have some
advantages, e.g. a lower cost of communications within
the qubit array, 1D qubit arrays may be more adaptable
to harsh environments and easier to optimise to suppress
noise because of their structural simplicity.
Medium-range interactions in a 1D array, as required
by our architecture, do exist in many quantum systems.
In ion traps, ions in the same trap are coupled to common
phonon modes. Mediated by such modes, an entangling
two-qubit gate can be directly performed on any pair of
qubits, i.e. qubits in the same trap are all-to-all connected
[Fig. 2(a)] [16, 17]. Using such ion traps as building
blocks, the quantum computer is formed by a series of ion
traps, in which two NN traps can be coupled by shuttling
an ion between two traps [18, 19]. By a different physical
mechanism, our requirement may also be achieve with
superconducting qubits: when coupled to the same res-
onator they can also be all-to-all connected [20, 21], and
two NN resonators can be coupled using a qubit interact-
ing with both resonators [21] [Fig. 2(a)]. In both plat-
forms, the quantum computer is a chain of sub-systems,
i.e. segments. Each segment is an ion trap or a resonator.
Qubits within a segment are all-to-all connected; and two
NN segments are coupled by a shared qubit, which is con-
nected to all qubits in both segments. We find that, if
there are enough qubits in each segment, a high level of
noise is tolerable. The number of qubits in each segment,
i.e. the interaction range, is fixed and does not scale with
the overall size of the quantum computer.
Our protocol for quantum error correction is based on
the surface code [22], with an optional additional level
of encoding if the surface code alone proves insufficient.
Using the interaction structure in the segmented chain
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FIG. 1. Quantum computers of (a) a 2D qubit array with vertical accesses, (b) a network of modules linked by optical channels
and (c) a 1D qubit array with the segmented chain structure. Here we depict a snaking path, to illustrate that a 1D array can
efficiently use a 2D surface.
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FIG. 2. (a) A chain of ion traps. In each trap, qubits (ions,
represented by circles and squares) are coupled to the same
phonon modes, and two-qubit entangling gates (e.g. CNOT
gates, represented by colour curves) can be performed on
any pair of qubits. Traps are coupled by moving qubits
(squares) between nearest neighbouring traps. (b) A chain
of resonators. Similar to ion traps, in each resonator, qubits
(e.g. superconducting qubits) are coupled to the same photon
mode, and two-qubit entangling gates can be performed on
any pair of qubits. Two nearest neighbouring resonators are
coupled by sharing a qubit.
qubit array, the surface code can be efficiently imple-
mented, but its code distance is limited by the number
of qubits in each segment.
Note that because qubits in the same segment may
need to be operated sequentially, a surface-code error de-
tection cycle in the segmented chain qubit array may be
slower (in terms of the circuit depth) than a 2D qubit
array by a factor determined by the segment size.
Logical qubits encoded in the surface code form a 1D
array with NN interactions, i.e. each surface-code qubit
can only directly talk to two NN surface-code qubits.
Error rates for logical gates on surface-code qubits are of
course determined by error rates of physical qubits and
the limited code distance. If error rates of surface-code
qubits are low enough, a quantum algorithm can be di-
rectly implemented using surface-code qubits; otherwise,
we need to combine the surface code with another code
above it to further correct errors. We choose the con-
catenated 1D four-qubit gauge code as the higher-level
code [5].
The noise threshold of our protocol depends on the
segment size. Our numerical results suggest that given
a physical error rate ∼ 0.1% per gate, which has been
demonstrated in ion traps [8, 9], and 35 qubits in each
segment, on average 1015 CNOT gates can be performed
3Segmented-chain qubit array
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FIG. 3. The surface code in a segmented chain qubit ar-
ray. Each segment contains several data qubits (circles) and
two shuttle qubits (squares). Qubits within the same seg-
ment are all-to-all connected, i.e. two-qubit entangling gates
(e.g. CNOT gates) can be directly performed on any pair of
qubits. Two nearest neighbouring segments are coupled by
sharing one shuttle qubit. A surface-code logical qubit is en-
coded in several segments, and each segment provides qubits
in one column of the surface code. CNOT gates can be per-
formed on neighbouring surface-code qubits (see Sec. II C).
These logical qubits form a one-dimensional quantum com-
puter with nearest neighbouring interactions.
on surface-code qubits before a logical error occurs, in
which case the concatenation with the gauge code is not
required for implementing many quantum algorithms.
When the additional concatenation is indeed used then
one can use segments of any size greater than 4 to sup-
press logical errors arbitrarily, provided that the physical
error rate is below a certain threshold. We determine this
threshold curve, finding for example the threshold error
rate is 0.12% when the segment size is 15.
The paper is organised as follows: In Sec. II, we focus
on the surface code. In Sec. III, we focus on the concate-
nation with the gauge code. In Sec. IV, we discuss the
performance of the whole error-correction protocol. In
Sec. V, we conclude results of this paper.
II. SURFACE CODE
A surface-code logical qubit with the code distance d
is encoded in d2 + (d − 1)2 physical qubits, as shown in
Fig. 3, in which the code distance is d = 3. In a 2D array
of physical qubits, implementing the surface code only
requires interactions between neighbouring qubits [6, 7].
In a 1D array of physical qubits with the segmented
chain structure, we allocate one segment to each column
of physical qubits in the square array (see Fig. 3): each
physical qubit in the column maps to a data qubit in the
segment; intra-column gates are performed using interac-
tions within the segment; and gates between NN columns
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FIG. 4. Surface-code stabiliser measurements in a segmented
chain qubit array. (a) The lattice of the surface code. (b) The
layout of two-qubit gates for measuring the first-row of X sta-
bilisers. Circles are data qubits, and empty circles are unused
data qubits in short columns. Squares are shuttle qubits,
which are moved between nearest neighbouring columns as
indicated by gray arrows. Black curves are CNOT gates.
(c) Circuit of X-stabiliser measurements. (d) Circuit of Z-
stabiliser measurements. Qubits 1, 2, 3 and 4 are data qubits,
and other two qubits are shuttle qubits, which are initialised
and measured in the circuit. The upper shuttle qubit is shared
by segments of qubit-1 and qubit-2, and the lower shuttle
qubit is shared by segments of qubit-3 and qubit-4. Qubit-2
and qubit-3 are in the same segment (column), which is a long
column in (c) and a short column in (d).
are realised via shuttle qubits.
The code distance of the surface code depends on the
size of segments. We define the size of segments s as the
number of data qubits plus two shuttle qubits. For ion
traps, this is the maximum number of ions in one trap;
for qubit-resonator systems, this is the total number of
qubits coupled to one resonator (Fig. 2). In Fig. 3, the
size of segments is s = 5. The number of qubits in a
column is either d or d−1 (long or short column). Limited
by the segment size, the code distance d ≤ s−2. In order
to utilise the full computational power provided by the
machine, we always choose d = s− 2.
In each short column, one data qubit in the correspond-
ing segment is not used in the surface-code encoding.
These unused qubits are useful for suppressing logical
memory errors and gating surface-code qubits, which will
be discussed later.
In the following, we will show how to implement the
surface code in the segmented chain qubit array.
4A. Stabiliser measurements
The surface code is a stabiliser code, which means that
the code can be defined using stabilisers [1]. As the same
as many other stabiliser codes, the surface code has two
sets of stabilisers (X and Z). Conventionally, stabilisers
of the surface code are illustrated using the lattice in
Fig. 4(a): each edge represents a physical qubit, each
vertex represents an X stabiliser, and each plaquette rep-
resents a Z stabiliser [22]. Typically a vertex is connected
to four edges, and the corresponding X stabiliser is in the
form XXXX, which is a tenser product of x-direction
Pauli operators of four qubits on these edges. It is sim-
ilar for a plaquette, whose perimeter is typically formed
by four edges, and the corresponding Z stabiliser is in
the form ZZZZ, which is a tenser product of z-direction
Pauli operators of four qubits on these edges. Stabilisers
on boundaries are special; each vertex (plaquette) on the
left-right (top-bottom) boundaries only has three edges,
i.e. the corresponding stabiliser is a tenser product of
three Pauli operators rather than four [see Fig. 4(a)].
Errors in the quantum computation are unexpected
operations on the quantum state. The task of quantum
error correction is to detect errors and undo them. In
stabiliser codes, errors are detected by repeatedly mea-
suring stabilisers. X and Z stabilisers are respectively
used to detect phase and bit errors. For example if an
error that is a phase-flip gate Z occurs on a qubit, the
sign of X (the phase state) of the qubit is flipped, then
the sign of the X stabiliser (XXXX or XXX) contain-
ing this qubit is also flipped for once. Therefore, if we
find that an X stabiliser is flipped, we can conclude that
phase states of one or three qubits in this stabiliser have
been flipped; if an X stabiliser is not flipped, then the
phase states of either no qubit or two or four qubits have
been flipped. It is similar for Z stabilisers. If a bit-flip
error X occurs, the sign of Z (the bit state) of the qubit
is flipped, and all corresponding Z stabilisers are flipped
for once. An error changes either the phase state or the
bit state or both them of a qubit, otherwise it is equiv-
alent to an identity operation. We will discuss how to
undo errors in Sec. II B.
The protocol for stabiliser measurements in the seg-
mented chain qubit array is shown in Fig. 4(b-d). Each
column of physical qubits corresponds to a segment, and
each segment has two shuttle qubits (Fig. 3). We call
columns with d qubits long columns and columns with
d − 1 qubits short columns. We use shuttle qubits as
ancillaries to measure qubits as shown in circuits in
Fig. 4(c,d). Stabilisers are measured row by row. In
Fig. 4(b), we take the top row of X stabilisers (vertices)
in Fig. 4(a) as an example. Firstly, shuttle qubits are
initialised according to the circuit in Fig. 4(c). In step-
i, two shuttle qubits of each long-column segment are
entangled using interactions within the segment, corre-
sponding to the step-i CNOT gate in Fig. 4(c). In step-
ii, shuttle qubits on the right side of long columns stay
in long columns, shuttle qubits on the left side of long
columns are moved leftward to short columns, and then
each shuttle qubit interacts with a data qubit in the cor-
responding column to perform step-ii CNOT gates in
Fig. 4(c). In step-iii, all shuttle qubits are moved right-
ward and interact with data qubits to perform step-iii
CNOT gates in Fig. 4(c). Finally, shuttle qubits are mea-
sured to read stabiliser values according to the circuit in
Fig. 4(c). We would like to remark that, in ion traps,
shuttle qubits are physically moved between NN traps;
but in qubit-resonator systems, moving shuttle qubits
only means using different resonators. In five steps (in-
cluding shuttle-qubit initialisation and measurement and
three rounds of interactions), one row of X stabilisers are
measured. By measuring X stabilisers row by row, we
need 5(d − 1) steps to complete the X-stabiliser mea-
surements. Z-stabiliser measurements are similar [see
Fig. 4(d)]. To measure Z stabilisers, the roles of long
columns and short columns are exchanged, i.e. two shut-
tle qubits of each short-column segment are entangled at
the beginning, and then shuttle qubits are moved and in-
teract with data qubits in the similar way. By measuring
Z stabilisers row by row, we need 5d steps to complete
Z-stabiliser measurements. Therefore, a full round of sta-
biliser measurements needs 5(2d− 1) steps.
Circuits for measuring three-qubit stabilisers can be
obtained from circuits in Fig. 4(c,d) by removing a data
qubit and corresponding gates.
We can conclude that stabiliser measurements only
require the initialisation and measurement operations
on shuttle qubits and interactions involving shuttle
qubits. Interactions between data qubits are not re-
quired. Single-qubit gates are not explicitly shown in the
circuits, which may be needed for adjusting the initial-
isation/measurement basis. Similarly, single-qubit gates
on data qubits are also not required. These operations
required by stabiliser measurements form a set of uni-
versal operations, all operations on data qubits can be
realised using these operations: we can transfer the state
of a data qubit to a shuttle qubit to realise initialisa-
tion, measurement and single-qubit gates on the data
qubit and transfer states of two data qubits to two shut-
tle qubits to realise two-qubit gates on data qubits. Real-
ising data-qubit operations indirectly causes more errors,
but because they are not used in stabiliser measurements,
these extra errors will not change the performance of the
quantum error correction significantly. In this paper, we
assume that data qubits can be controlled directly, but
the conclusion will be similar for systems without direct
control on data qubits. As a remark, we have assumed
that only one CNOT gate can be performed in a segment
at a time.
B. Post-correction error rate
Stabiliser measurements provide us the information
that we need for correcting errors. Stabilisers only reveal
the parity of any errors on each stabiliser: if a stabiliser
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FIG. 5. The rate of errors on a surface-code logical qubit
per round of stabiliser measurements pL as a function of the
physical-qubit CNOT-gate error rate ε2 and the code distance
d. When the physical error rate is lower than the threshold
marked by the vertical gray line, the logical error rate de-
creases with the code distance. Circles are data calculated
numerically using the Monte Carlo method. Dashed lines are
obtained by fitting circles (in the sub-threshold regime) using
Eq. (3). Dotted lines are calculated using Eq. (4). Error bars
show one standard deviation, and error bars smaller than the
size of circles have been removed from the figure.
is flipped due to an odd number of errors, the event is
called an error syndrome, which is an evidence of the
presence of errors. We remark that if a stabiliser is not
flipped, either there is no error or an even number of er-
rors. Therefore, we need an algorithm to find out which
qubits are affected by errors from error syndromes. Such
an algorithm is called a decoder and is implemented using
classical computers. Roughly speaking, the task of the
decoder is to find out the most likely set of errors that
can result in the given error syndromes (i.e. stabiliser-
measurement outcomes). Here, we outline the decoder
used in this paper, and details can be found in Ref. [7]:
the minimum-weight perfect matching algorithm is used
to pair error syndromes [23]; in the lattice representing
potential errors, diagonal edges are introduced to repre-
sent correlated errors; and the weight of an edge is de-
termined by the rate of the corresponding error. Once
errors are determined, we can undo errors by performing
the inverse operation, i.e. if we find that a phase-flip error
Z (a bit-flip error X) is on a qubit, the error can be cor-
rected by performing a Z (X) gate on the qubit; and we
can record correction operations and only perform them
until it is necessary, which is usually before a non-Clifford
gate. Stabiliser-measurement outcomes themselves may
be false due to errors in stabiliser measurement circuits,
false outcomes can also be detected and corrected by the
surface code [7].
Two different sets of errors may result in the same error
syndromes. Therefore, given error syndromes, correction
operations selected by the decoder may be different from
the actual errors to be corrected, resulting in some re-
maining errors on the state. These errors after the error
correction cannot be detected by further stabiliser mea-
surements, but frequently they are not harmful to the
logical state. However, if the logical state is changed by
a set of post-correction errors, the error correction has
failed.
The rate of error correction failures, i.e. the logical-
qubit error rate, depends on the rate of errors in each op-
eration on the physical-qubit level and the code distance.
For the surface-code, usually when the physical-qubit er-
ror rate is lower than a threshold value, the logical-qubit
error rate decreases with the code distance. We numer-
ically studied the performance of the surface code using
the Monte Carlo method. The error-rate threshold is
determined; the logical-qubit error rate in the shallow
sub-threshold regime (the physical error rate is relatively
high and the code distance is small) is calculated directly,
and the logical-qubit error rate in the deep sub-threshold
regime is estimated using extrapolation.
We model the noise in the quantum computer as de-
polarising errors. Operations used in stabiliser measure-
ments [Fig. 4(c,d)] include initialisations, measurements,
Hadamard gates and CNOT gates (Hadamard gates are
used for adjusting the initialisation/measurement basis).
When a qubit is supposed to be initialised in the state |0〉,
the qubit may be initialised in the incorrect state (|1〉)
with the probability εI. When a qubit is measured in the
0/1 basis, the measurement outcome is incorrect with the
probability εM. Initialisations and measurements in the
+/− basis are realised using initialisations and measure-
ments in the 0/1 basis and Hadamard gates. A quan-
tum gate with noise can be expressed as a superoperator
N [U ], where [U ]ρ = UρU† represents the unitary gate,
andN is a superoperator represents the noise. For single-
qubit gates, the noise superoperator is
N1 = (1− 43ε1)[1 ] +
ε1
3
3∑
a=0
[σ(a)]. (1)
For two-qubit gates, the noise superoperator is
N2 = (1− 1615ε2)[1 ] +
ε2
15
3∑
a=0
3∑
b=0
[σ(a)1 σ
(b)
2 ]. (2)
Here, ε1 and ε2 are rates of errors per gate, σ(a)i is a
Pauli operator of qubit-i, and a = 0, 1, 2, 3 respectively
correspond to 1 , X, Y and Z. We assume that all these
error rates are the same except the single-qubit error rate,
which is assumed to be tenth of other error rates, i.e. εI =
εM = 10ε1 = ε2.
The noise in the identity operation (decoherence, mem-
ory errors) is modelled as the same as the noise in single-
qubit gates, i.e. the noise superoperator is the same as
N1 [see Eq. (1)]. We replace ε1 with ε0 to denote the
rate of memory errors. The memory-error rate depends
6α 0.5978 σα 0.0058
β 2.9767 σβ 0.0330
γ −3.9819 σγ 0.0256
δ 0.2923 σδ 0.0413
TABLE I. Parameters α, β, γ and δ and their standard de-
viations obtained by fitting data calculated using the Monte
Carlo method, as shown in Fig. 5.
on the duration of the identity operation. We assume
durations of initialisations, measurements and two-qubit
gates are the same, and the duration of single-qubit gates
is negligible compared with other operations. Then, we
specify that ε0 denotes the error rate during the time of
a two-qubit gate. Implementing the surface code in the
segmented chain qubit array, the time to perform one
round of stabiliser measurements increases with the code
distance. If we assume ε0 is independent of the code dis-
tance, the error-rate threshold does not exist. Therefore,
we assume that the rate of memory errors during one
round of stabiliser measurement is equivalent to the er-
ror rate of two-qubit gates, i.e. ε0 depends on the code
distance and 5(2d− 1)ε0 = ε2. We would like to remark
that, in a segmented chain quantum computer, the scal-
ability is achieved by using more segments in the chain
instead of increasing the size of each segment. There-
fore, the code distance d and the required memory error
rate are always finite and do not scale with the computer
size. We will show that the required memory error rate is
realistic for today’s technologies, e.g. in ion traps [24, 25].
The rate of errors on a surface-code qubit per round
of stabiliser measurements pL is plotted in Fig. 5. The
threshold of the CNOT gate error rate is at εth2 ' 0.7%.
If the physical error rate is lower than the threshold, the
logical error rate decreases with the code distance. The
logical error rate is fitted using the formula
pL = exp[(α log ε2 + β)(d+ δ) + γ], (3)
where parameters α, β, γ and δ obtained from the fitting
are given in Table I. As shown in Fig. 5, this formula
provides a good fit to the logical error rate in the shallow
sub-threshold regime. In the following, we will use the
same formula to estimate the logical error rate in the deep
sub-threshold regime. An empirical formula [2] used in
the literature is
pL = pth(ε2/εth2 )(d+1)/2, (4)
where we take pth = 0.02. This empirical formula coin-
cides with Eq. (3) but parameters are different, i.e. α =
0.5, β = −α log εth2 = 2.4809, γ = log pth = −3.9120 and
δ = 0.5. The logical error rate according to the empirical
formula is also plotted in Fig. 12. We can find that the
logical error rate estimated using the empirical formula is
obviously higher than the value directly calculated using
the Monte Carlo method, i.e. Eq. (4) provides a conser-
vative estimation of the logical error rate.
We would like to remark that the logical error rate
in Fig. 5 is the rate of phase errors. Each X-stabiliser
measurement for detecting phase errors needs two more
Hadamard gates (for measuring shuttle qubits in the
+/− basis) than a Z-stabiliser measurements [Fig. 4(c,d).
Therefore, the chance that an X-stabiliser measurement
reports a false outcome is higher than a Z-stabiliser mea-
surement, and the rate of logical phase errors is slightly
higher than the rate of logical bit errors. In our nu-
merical simulations, we have considered the surface code
in the orientation shown in Fig. 4(a), in which qubits
in a column are in the same segment. As the dimen-
sion of the surface code in the vertical (column) direction
is restricted, we can use more segments to increase the
dimension in the horizontal direction. In this way, we
can reduce the rate of logical bit errors exponentially as
a function of the horizontal dimension (number of seg-
ments) at the price of increasing the rate of logical phase
errors linearly. Therefore, it is essential to study logical
phase error rather than logical bit errors.
Unused qubits in short-column segments can be used
to reduce logical phase errors. Because of the all-to-all
connectivity within each segment, exploiting these un-
used qubits we can change the surface code to a hybrid-
boundary-condition code, in which the boundary condi-
tion along the horizontal direction is open (like the sur-
face code) but the boundary condition along the vertical
direction is closed (like the toric code). Because the toric
code has a lower logical error rate due to the boundary
condition, we can suppress logical phase errors in this
way [26].
C. Surface-code logical gates
Fault-tolerant operations that can be directly per-
formed on surface-code qubits include initialisations and
measurements in the 0/1 basis and the +/− basis, Pauli
gates, Hadamard gates and CNOT gates. A fault-
tolerant initialisation (measurement) is realised by ini-
tialising (measuring) all data qubits in the correspond-
ing basis, and a fault-tolerant Pauli gate is realised by
performing a sequence of Pauli gates. In Sec. V, we give
protocols of fault-tolerant Hadamard gates and CNOT
gates in the 1D qubit array with the segmented chain
structure.
Provided these fault-tolerant operations, the univer-
sality of quantum computing is completed by introduc-
ing magic states [27]. Magic states can be encoded using
stabiliser measurements and distilled using fault-tolerant
operations. High-fidelity (on the level of fault-tolerant
operations) Clifford gates S and non-Clifford gates T can
be realised using distilled magic states [28].
Our protocol for fault-tolerant CNOT gates only uses
single-qubit operations and stabiliser measurements on a
surface-code lattice with the width of one logical qubit
(see the surface-code qubit array in Fig. 3), therefore it
can be implemented in the segmented chain qubit ar-
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FIG. 6. Protocol for CNOT gates in a one-dimensional array of surface-code logical qubits. In (a)-(e), squares denote surface-
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are measured for h rounds, where h ∼ d. (a) To perform a CNOT gate on surface-code qubits Control and Target, we need
three ancillary surface-code qubits A1, A2 and A3. At the beginning, only Control and Target are used (as input). (b) In
the first step, data qubits in A3 are initialised in the state |+〉. Then Xt is deformed to a path connecting the top side of A3
and the right side of Target. (c) In the second step, data qubits in A2 are initialised in the state |0〉. Then Zt is deformed
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is the path connecting the left side of Control and the right side of Target. Because the left side of A2 and the right side of
Target belong to the same smooth boundary, a path connecting these two sides represents a logical identity. (d) In the third
step, data qubits in A1 are initialised in the state |+〉. The long-path representation of Xc is not changed in this step (but the
gap at A1 is filled). Combining Zc and Zt, a path connecting the top and bottom sides of Target represents ZcZt. Similarly,
combining Xc and Xt, a path connecting the left side of Control and the top side of A3 represents XcXt. (e) In the fourth
step, data qubits in A1, A2 and A3 are measured in the +/− basis. Then XcXt is deformed to a path connecting the left and
right sides of Control, and Xt is deformed to a path connecting the left and right sides of Target. The right column illustrates
the three-dimensional representation of the protocol, in which each block represents h rounds of stabiliser measurements on a
surface-code qubit. Red (green) surfaces correspond to rough (smooth) boundaries. The vertical direction represents the time.
In (b), values of X stabilisers in A3 are determined, and the horizontal face of A3 is colored in green because it is equivalent
to a smooth boundary. Similarly, the horizontal face of A2 is in red in (c), the horizontal face of A1 is in green in (d), and
horizontal faces of A1, A2 and A3 are in green in (e).
8ray. CNOT gates are transverse gates of the surface
code [22], however, transverse CNOT gates require in-
teractions over the range of at least one logical qubit
(i.e. a qubit needs to talk to a qubit that is ∼ 2d2 qubits
away in the 1D qubit array). Other protocols of fault-
tolerant CNOT gates include braiding holes on a punched
surface [6] and lattice surgery [29], which only use neigh-
bouring interactions but need the surface-code lattice to
be two-dimensional with the minimum length of two log-
ical qubits in both directions.
The overall flow of our protocol for fault-tolerant
CNOT gates is shown in Fig. 4. Details of the proto-
col are given in Sec. V.
Each surface-code qubit is encoded in the lattice shown
in Fig. 4(a). We call top and bottom boundaries rough
boundaries (formed by edges with open ends), and left
and right boundaries smooth boundaries (formed by
edges without open ends). For any path formed by a
sequence of edges connecting two rough boundaries, if
we perform the Z gate on each qubit on the path, the
combined gate is equivalent to a Z gate on the logical
qubit. Similarly, a sequence of X gates connecting two
smooth boundaries is equivalent to a X gate on the log-
ical qubit. Understanding this property is important for
understanding our protocol for the fault-tolerant CNOT
gate shown in Fig. 6(a-e). In the following, we use Xc
and Zc (Xt and Zt) to denote logical Pauli gates, i.e. op-
erators, of the control (target) surface-code qubit.
In each step of the protocol, some paths representing
logical Pauli gates are deformed. For example, in the first
step [Fig. 6(b)], data qubits in A3 are initialised in the
state |+〉, which is an eigenstate of X with the eigenvalue
+1. Therefore, Xt extends to the A3 region from the
Target region, because X gates in the A3 region do not
have any effect the state. It is similar for the second
and third steps. For the fourth step [Fig. 6(e)], because
data qubits are measured in the +/− basis in A1, A2
and A3, X gates in these regions also do not have any
effect on the state (up to a known phase). Therefore,
XcXt and Xt shrunk back to Control and Target regions,
respectively. By deforming logical Pauli gates, we realise
a transformation from Zc, Zt, Xc and Xt to Zc, ZcZt,
XcXt and Xt, respectively, which is a CNOT gate.
As shown in Fig. 6(b-d), in the second step, bottom
sides of A3 and Target are changed from rough-boundary
to smooth-boundary; and in the third step, bottom sides
of A2, A3 and Target are changed back from smooth-
boundary to rough-boundary. Changing the property of
the boundary is realised by extending or shrinking the
lattice for half of the length of an edge [see the lattice in
Fig. 4(a)], in which we need to use unused data qubits in
short-column segments (see Sec. V for details).
The three-dimensional illustration of the protocol is
shown in Fig. 6(f-j). Each block has the dimension
∼ d× d× d and represents ∼ d rounds of stabiliser mea-
surements on a surface-code qubit. Each fault-tolerant
CNOT gate has in total 14 blocks. There are 16 blocks
in Fig. 6(j), but two of them are due to two input surface-
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FIG. 7. The logical CNOT gate error rate of the four-qubit
gauge code PCNOT as a function of the logical CNOT gate er-
ror rate of the surface code pCNOT. Gauge-code logical qubits
are encoded in surface-code logical qubits, and the gauge code
is concatenated. The level of the gauge-code concatenation is
marked in the figure. The surface-code CNOT gate error rate
is pCNOT = 14dpL. Error bars show one standard deviation,
and error bars with invisible gaps have been removed from
the figure.
code qubits. One can find that the distance between any
pair of disconnected red (green) strips is∼ d. Because red
and green strips represent rough and smooth boundaries
respectively, the distance between strips corresponds to
the code distance, i.e. the minimum number of single-
qubit errors that can change the logical state but cannot
be detected by stabilisers. Because the strip distance is
∼ d, our protocol is fault-tolerant.
III. ONE-DIMENSIONAL FOUR-QUBIT
GAUGE CODE
In the segmented chain qubit array, the code distance
of the surface code is limited by the size of segments. If
the logical error rate provided by the surface code is not
low enough for implementing a quantum algorithm, we
need another code on top of the surface code to further
reduce the logical error rate.
The array of surface-code qubits is 1D and only has
NN interactions (Fig. 3). As shown in Fig. 6, to perform
the CNOT gate on a pair of surface-code qubits, we need
three surface-code qubits between them as ancillaries. In
the surface-code qubit array, we can choose one surface-
code qubit to carry the information in every four of them,
and other three surface-code qubits are used as ancillary
qubits for performing CNOT gates between information
qubits. In this way, we need four surface-code qubits to
actually encode one bit of information. We can more
efficiently use surface-code qubits by removing some an-
9cillary qubits. The state of a surface-code qubit can be
transferred to the NN surface-code qubit (see Sec. V).
Therefore, in the extreme case that we have only three
ancillary surface-code qubits at all, a CNOT gate can be
performed by moving these three ancillary qubits to the
right place. However, in this case, CNOT gates cannot be
performed in parallel. In the following, we assume that
only one in four surface-code qubits is the information
qubit, so that CNOT gates can be performed in parallel
between NN information surface-code qubits.
The quantum error correction in a 1D qubit array with
NN interactions has been studied in the literature. The
four-qubit gauge code is a successful code for 1D quantum
error correction, whose threshold is estimated to be about
10−5 [5]. In this paper, we will focus on this four-qubit
gauge code.
To study the performance of the four-qubit gauge code
implemented using surface-code qubits, we need to know
the error rate of surface-code logical operations. Opera-
tions required by the four-qubit gauge code includes ini-
tialisations and measurements in the 0/1 basis and the
+/− basis, CNOT gates and SWAP gates between NN
qubits. We assume that surface-code stabilisers are mea-
sured for d rounds after a surface-code qubit is initialised
or before measured. Therefore, we estimate the error
rate of initialisations and measurements on surface-code
qubits as pI/M = dpL. We assume that surface-code sta-
bilisers are also measured for h = d rounds after each
step in the surface-code CNOT gate (Fig. 6). Therefore,
we estimate the logical error rate of surface-code CNOT
gates as pCNOT = 14dpL, where 14 is number of blocks in
the surface-code CNOT gate, and each block corresponds
to d rounds of stabiliser measurements on a surface-code
qubit. A SWAP gate is realised by three CNOT gates,
and its error rate is pSWAP = 3pCNOT. The rate of logi-
cal memory errors depends on the duration of the logical
identity operation. For the duration of initialisations and
measurements, the rate of memory errors is p0 = dpL; for
CNOT gates, it is 4p0; for SWAP gates, it is 12p0. We re-
mark that these surface-code logical error rates are only
for phase-flip errors, and it is similar for bit-flip errors.
The method of estimating the error rate of logical op-
erations used here, which is calculating the space-time
volume of stabiliser measurements [2], is not strictly ac-
curate. However, a direct calculation of the logical error
rate using the Monte Carlo method, e.g. for the CNOT
gate, requires a simulation of four logical qubits for ∼ 5d
rounds of stabiliser measurement, which would be much
harder than the numerical calculation that we have done
in this paper (which used about 160,000 CPU hours). We
have assumed that errors in logical CNOT gates are de-
polarised for simplification, which can also cause inaccu-
racy. All these assumptions in our numerical simulations
will only change our result of the segment size slightly,
because the logical error rate changes rapidly with the
code distance. According to Eq. (4), by increasing the
segment size by two qubits, the logical error rate can be
reduced by a factor of 7 (70) for the physical error rate
n κn ηn σκn σηn
1 0.9973 4.1141 0.0463 0.0463
2 1.0303 5.8552 0.0815 0.0815
3 2.0717 18.7274 0.2723 0.2723
4 3.4795 36.4548 1.4622 1.4622
TABLE II. Parameters κn and ηn and their standard de-
viations obtained by fitting data calculated using the Monte
Carlo method, as shown in Fig. 7.
0.1% (0.01%).
Based on the our estimation of surface-code logical er-
ror rates, the error rate of gauge-code logical qubits is
calculated using the Monte Carlo method, and the re-
sult is plotted in Fig. 7. The code distance of the con-
catenated four-qubit gauge code is 2n, where n is the
level of concatenation. For the first-level concatenation,
the code can only detect errors, because the code dis-
tance is 2. From the second-level concatenation, the code
starts to have the ability of correcting errors. In Fig. 7,
for concatenation levels n = 2, 3, 4, a crossing point at
pCNOT = 4× 10−6 is observed, which indicates a thresh-
old: if the surface-code logical error rate is lower than
the threshold, the gauge-code logical error rate can be
reduced by increasing the level of concatenation.
This threshold of the 1D quantum error correction is
lower than the threshold 10−5 reported in Ref. [5], be-
cause a different model of the noise is used. A recent
paper proposed a protocol for the 1D quantum error cor-
rection using concatenated two-qubit repetition code [30],
in which an error-rate crossing at ∼ 10−4 is observed be-
tween and error-correction concatenation level and error-
detection concatenation levels. This crossing may indi-
cate a threshold higher than the four-qubit gauge code.
In our protocol, the code on top of the surface code can
be any code that only uses NN interactions in a 1D qubit
array.
The error rate PCNOT of CNOT gates on gauge-code
logical qubits increases with the surface-code error rate
pCNOT. This dependence can be described using the for-
mula
PCNOT = exp(κn log pCNOT + ηn), (5)
where parameters κn and ηn depend on the concatenation
level n. By fitting data in Fig 7, we obtain parameters
κn and ηn as given in Table II. For first two levels of
concatenations, κ1, κ2 ∼ 1, which implies that the error
correction does not work (PCNOT ∝ pκnCNOT). The first-
level concatenation does not work because it can only
detect errors. The second-level concatenation does not
work because of two-qubit errors that cannot be corrected
by the code with distance 4. Therefore, the third level
is the minimum level of encoding in order to take the
advantage of the four-qubit gauge code to reduce errors.
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FIG. 8. The physical error rate ε2 and the segment size s
required to achieve the surface-code logical error rate pCNOT.
The red curve corresponds to pCNOT = 4×10−6, and the blue
curve corresponds to pCNOT = 10−15. These two curves are
calculated using Eq. (3) with parameters given in Table I. Re-
sults obtained using Eq. (4) are also plotted in the figure as
dashed curves. Errors are firstly corrected using the surface
code. When the physical error rate is not low enough or seg-
ments are not large enough (e.g. to achieve pCNOT = 10−15),
we need the concatenated code on top of the surface code to
further correct errors. pCNOT = 4 × 10−6 is the threshold of
the regime that the concatenated code works, therefore the
red curve is the threshold of the overall protocol.
IV. FAULT-TOLERANT QUANTUM
COMPUTING
In the segmented chain qubit array, the overall proto-
col for fault-tolerant quantum computing depends on the
logical error rate required by the computing task, the rate
of physical errors and the size of segments. If the surface
code cannot suppress the logical error rate to the level
required by the task, we need to use the concatenated
four-qubit gauge code to further reduce the logical error
rate. In order to use the concatenated code, the surface
code has to firstly suppress the logical error rate to be
lower than pCNOT = 4 × 10−6, which leads to a thresh-
old of the physical error rate. In Fig. 8, this threshold
of the physical error rate is plotted as a function of the
segment size. If the physical error rate is ε2 = 0.12%,
we need segments with more than 15 qubits to build a
fault-tolerant quantum computer. If the physical error
rate can be reduced to ε2 = 0.012%, the minimum size
of segments can be reduced to 7.
When each segment is large enough, the surface code
itself is enough for many quantum-computing tasks. As
shown in Fig. 8. Given the physical error rate ε2 = 0.11%
and segments with about 35 qubits in each one of them,
the surface-code CNOT gate error rate is pCNOT ' 10−15,
which is enough for implementing the Shor’s algorithm
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FIG. 9. The average number of logical CNOT gates that
can be performed in a quantum algorithm before getting one
logical error. For the level-0 encoding, only the surface code
is used to correct errors, and the number of gates is 1/pCNOT.
For the level-3 and level-4 encoding, the number of gates is
1/PCNOT. pCNOT is calculated using Eq. (3), and PCNOT is
calculated using Eq. (5). Parameters in these two equations
are given in Table I and Table II.
with a thousand qubits [2, 3]. Similarly, if the physical
error rate can be reduced to ε2 = 0.014%, the segment
size only needs to be 17 to achieve the same logical error
rate.
The performance of the overall protocol is plotted in
Fig. 9. The level-0 encoding means that only the sur-
face code is used to correct errors. The performance
of the surface-code-only error correction, the third-level
and fourth-level concatenated gauge codes are compared.
Given the gate error rate ε2 = 0.1% and using the fourth
level concatenation, 1015 logical CNOT gates can be
achieved with 21 qubits in each segment. The concate-
nation is expensive. Using the four-qubit gauge code,
to encode a higher-level qubit, we need six lower-level
qubits. If we use only one in every four surface-code
qubits as the information qubit, each logical qubit with
the level-n concatenation requires 4 × 6n surface-code
qubits, i.e. the third-level (fourth-level) encoding needs
864 (5184) surface-code qubits per gauge-code logical
qubit. As shown in Fig. 9, using the concatenated code
can reduce the required segment size but the effect is
modest especially when the physical error rate is as low
as ε2 = 0.01%.
V. CONCLUSIONS
We have discussed fault-tolerant quantum computing
in 1D quantum computers with the segmented chain
structure. Given the state-of-the-art error rate 0.1%,
the size of each segment must be at least 15 qubits for
11
fault-tolerance to be of benefit using the surface code
concatenated with the 1D gauge code, and 35 qubits for
large scale algorithms such as Shor’s algorithm to be im-
plemented only using the surface code. Each segment
is a small quantum processor with all-to-all connections
among qubits. Segments with 4 or 5 qubits have been
demonstrated with ion traps [16, 17] and superconduct-
ing qubits [21], and the qubit number in each segment
in these platforms can be extended to tens or even more
qubits [16, 31–33]. The disadvantage of the segmented
chain structure is the computing speed. Because the
all-to-all connectivity within each segment is due to the
coupling to the same phonon or photon modes, interac-
tions between qubits in the same segment could not be
switched on simultaneously. As a result, segmented chain
1D quantum computers need more operation cycles than
2D quantum computers by a factor determined by the
segment size. Therefore, a longer coherence time is re-
quired. In ion traps, the coherence time of qubits is about
50 sec [24], which is 500, 000 times longer than ∼ 100 µs
the time cost of a two-qubit gate [8, 21], i.e. the memory
error rate ε0 ∼ 2× 10−6, which allows a segment size as
large as about 50 ∼ ε2/(10ε0) qubits for the gate error
rate ε2 = 0.1%. This coherence time of ion qubits can
be increased by a factor of 12 by using dynamical decou-
pling [25]. Such a ratio of coherence time to gate time
is still a challenge for superconducting qubits [34]. Some
recent works have been focusing on increasing the coher-
ence time of superconducting qubits [35] or coupling them
to quantum memories, e.g. nitrogen-vacancy centres in
diamond [36]. We remark that the computing speed also
depends on the time cost of each operation cycle. As an
alternative approach of building a quantum computer,
the segmented chain structure avoids the need to expand
the qubit array to higher dimensions, which reduces the
complexity of the quantum computer and allows us to de-
sign the quantum computer based on the well-developed
1D quantum technologies and on-chip integrated circuit
manufacturing technologies.
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APPENDIX
Details of our protocols of the surface-code logical
CNOT gate, Hadamard gate and state transfer are shown
in Fig. 10, Fig. 11 and Fig. 12, respectively.
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FIG. 12. Protocol for the state transfer between surface-code logical qubits. The state transfer from the logical qubit 2 to the
logical qubit 1 is achieved by extending the lattice from the logical qubit 2 to the logical qubit 1 and then shirking the lattice
to the logical qubit 1. (a) In step-i, data qubits on the logical qubit 1 are initialised in the state |+〉, but the rightmost column
is skipped. In step-ii and step-iii, stabilisers are measured for h ∼ d rounds. For the first h− 1 rounds (step-ii), the rightmost
column of the logical qubit 1 is skipped. For the h-th round (step-iii), the state of the leftmost column of the logical qubit
2 is transferred to the rightmost column of the logical qubit 1. In step-iv, data qubits of the logical qubit 2 are measured in
the +/− basis. (b) The circuit of X-stabiliser measurements on columns B, D and E. Qubits without labels are shuttle qubits,
and qubits with labels are data qubits in corresponding columns. The part of the circuit in the orange shadow creates a Bell
state on the top shuttle qubit (shared by columns B and C) and the bottom shuttle qubit (shared by columns D and E), which
replaces the CNOT gate between two shuttle qubits in Fig. 4(c). (c) The circuit of Z-stabiliser measurements on columns A,
B and D. The part of the circuit in the orange shadow creates a Bell state on the top shuttle qubit (shared by columns A and
B) and the bottom shuttle qubit (shared by columns C and D), which replaces the CNOT gate between two shuttle qubits in
Fig. 4(d). (d) The circuit of Z-stabiliser measurements on columns A, B and D, and the state of the D-column data qubit is
simultaneously transferred to the C-column data qubit. The part of the circuit in the orange shadow is a quantum teleportation
that transfers the state of the D-column data qubit to the C-column data qubit. Using circuits in (b,c), stabilisers across the
boundary of two logical qubits can be measured, and other stabilisers are measured according to circuits in Fig. 4(c,d). For the
h-th round stabiliser measurements, X stabilisers are measured firstly, then Z stabilisers are measured using the circuit in (d).
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